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- ABSTRACT· > -
The buriOO-channel (BC) MOSFET was originally introduced as a depletion 
load in NMOS digital logic circuits. ,_ Since then, its uses have also expanded 
into high speed analog applications. Because of this wide .acceptance, it is 
. 
necessary to characterize the BC-MOSFET in all of its operating regimes. This 
"' 
thesis will analyze the BC-MOSFET in th~·-state of surface potential pinning. 
l 
It is well documented that as the gate voltage of a surface-channel (SC) 
,. 
-
-
·MOSFET is lowered below its · tbreshol~ voltage,· the device will enter the 
,, . 
·;c" 
/'" \ . , 
subthresh·old region and the drain current of that device will be negligible. The 
r:> 
''./ 
~ain current will a1So be ~egligible for most caseS when the gate voltage of the 
6,,.__o.,,~· 
BC-M.OSFET is lowered below its pinchoff voltage._ The BC-MOSFET will 
. '. 
' I 
,.;3 
. 
. 
',' 
enter the subpinchoff region and its current equation will be similar to the SC-
,-i 
a· 
MOSFET subthreshold equation. But for certain values of junction depth and 
• 
chanoel doping density, the ~n current will not be negligible for the JtS-
·(1 
MOSFET. For these special conditions, the BC-MOSFET enters a regim~ 
known as. surface potential pinning. The condition of pinning· the BC-MOSFET 
.. 
is often overlook in research and is simply referred to as a condition to avoid. 
' 
Nevertheless, in actual devices,. pinning is a ·reality, and for completeness, 
should be modeled.· 
1 
• 
'l 
,·, 
' . 
, ' 
<:·,I ,,. 
It is the interit of this t}lesis to show that pinning· is a real region -of 
operation for the BC-MOSFET. The condi,tipns necessary for pinning will. be 
investigated and an equation for the drain current will be deriv¢ It will ·be 
; 
shown that in the condition of pinning, the drain current is controlled by the 
substrate voltage rather than the gate voltage. 
As an introduction, a history of the rese~h done on BC-MOSFET's will 
, \ 
be presented. Also, the surface-channel (SC) MOSFET device structure will be 
reviewed as a comparison to the BC-MOSFET. Then, the BC-MOSFET will 
be qualitatively discussed in each mode of operation and the neccessary 
conditions for pinning will be defined. Finally, a current equation will be 
. . 
,,.-.,. 
•/ ' 
. ' 
developed for filte BC-MOSFET in the state of pinning. 
In the experimental results, long channel depletion-type BC-MOSFET 
devices are fabricated. As an approach· to studying the BC-MOSFET in the 
. ' 
. I 
• 
pinned region, the junction depth of the gate doping is varied by extending the 
time of the source/drain drive-in operation. Physical parameters are then 
derived for these fabricated devices ·and their / -V characteristics are compared 
to the predicted results in the pinned region of operation. 
In the. conclusion, differences between the expected and actual results are 
discussed· and future research is suggested .. 
• 
¢! \ 
, 
T, 
,, 
J 
'\, 
I. Introduction 
1.1 Uses of BC-MOSFEI's 
In the fabrication of metal oxide semiconductor (MOS) very large scale 
integration (VLSn cir_cuitry, trapsistors are described in terms of physical 
parameters such as gate oxide thickness, channel length and channel width. In 
addition, other parameters such as threshold voltage, and transconductance ~are 
defined. Together with the physical parameters, these defined parameters are 
used to predict the operation of the circuitry under different bias conditions. 
The adoption of buried channel (BC) MOSFETs in the realization of MOS 
integrated circuits is continually growing. Originally introduced in 1970, the · 
depletion mode BC-MOSFET is widely accepted as the load device in NMOS 
digital circuits. [11 Its advantages as a load device over the enhancement mode 
surf ace channel (SC) MOSFET include higher speed and packing dens~~y while 
• 
decrea8ing the power delay productl21 l31. More recently, the BC-MOSFET has 
,, 
I 
·c . 
bt;en used in high speed, high performallce analog circuits because it offers 
. 
such factors as low 1/f noiSe and low sensitivity to short channel effectsl41 £51_ 
. ~ 
The surface channel (SC) MOSFET has had some. excellent physical models 
' 
• 
developed, while not as much attention has been focused on the BC-MOSFET. 
Amoung the models for the · SC-MOSFET include the classical integral 
3 
. L 
·- ' 
' ; 
.~ 
. .. (J 
d 
\. 
formulation of Pao and Sahl61 which accounts for both the· drift and diffusion 
0 . V 
current and the depletion approximation model developed as a simplified Pao 
arid Sah mode1l71 (SJ. 
• L':' 
The difficulty in w1alyzing the BC-MOSFET is the numerous modes of 
. 
opera~9n that depend oil the doping den~ity distribution, physical dimensions 
alld bias conditions. The modes· of operation include depletion, accumulation, · 
inversion, · pinchoff, and a special case of inversion in which the device is 
' 
"pinned" It is this condition of surface potential pinning that this thesis will 
concentrate on. 
• 
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· 1.2 Topics. of Discussion 
As part of the introduction, a brief history of ~e research done on the BC-
. MOSFEJ' will be presented. To start the discussion, the SC-MOSFET will be 
introduced and its modes of operation will be discussed. The BC-MOSFET 
structure will ~e defined in its various modes of operation and the subtle 
differences between it and the SC-MOSFET will be presented. Throughout the 
. 
.. 
discussion, the physical parameters. as they have been defined in previous 
research wjll be presented. The final part of the discussion will be introducing 
the· concept of )surface potential pinning. The conditions necessary for the 
. 
pinning of the BC-MOSFET will be defined· under different physical and. bias 
conditions. Finally, experimental results of fabricated NMOS devices will be. 
compared to' the ·expected results. 
· · While the work presented here is for n-type BC-MOSFET's, the analysis 
• 
can be extended to p-type devices . 
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1.3 History of BC-MOSFET 
. "' 
As early as 1963, the depletion-mode MOSFET w·as discussed along with 
" . 
. 
{ . 
· its ·enhancement-mode SC-MOSFET counterpart, as a possible departure~ from 
.,.( ·,· ... 1, 
the unipolar Junction . FET (JFEn structurel91. At. the time, the JFET was the 
dominant device structure. 
Originally, the SC-MOSFET received most of the attention because of the 
difficulty in making BC-MOSFETs~ In the late 1960's, the deep depletion 
transistor was investigated by Hofstein[lO]. This device was fabricated on a 
saphire substrate and conduction was not limited to the surf ace. Hofstein 
showed that the device had the ability to act as a "junction-type gate" when a 
sufficiently negative voltage was applied to the gate. 
In the 1970's, ·the depletion-mode device was introduced as a load circuit in 
NMOS circuits and devices were fabricated using ion-implanted gate structures. 
These devices were noted to have subsurface channels. Assumptions made in 
,, 
\ ~ ., 
. 
\, . ,. 
the analysis at this time includep a weightea: average profile to replace the · 
Gaussian ion-implant profile, and bulk mobility in the subsurface channel[lll . 
. 
This work ·was followed by a model which derived the IV characteristics 
• 
based on an average capacitancel12l Cl3J. Analytical and , empirical models . . 
continued with Haken's analysis in 197gll41~ EI-Mansy's analysis in 1980l151, 
. 
' 
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and White, Van De Wiele and Lanibot's ·analysis in 1980(161. 
I -/ • • 
Small geometries were ,discussed in research done· by Lee~ and Fuller in 
. 
1981(171, and Yamaguchi- and Morimoto in 19g3cis1. Throughout the. 1980's, 
~ork continued in an attempt to accurately model the BC-MOSFET by simple 
measurement. techniques, computer simulations, and assumptions · about the, 
nonunifonn channel doping Cl9l c2o1 c211. A model was presented by Turchetti 
and Masetti that attempted to bring continuity to th.e DC current equation 
. . 
throughout the different modes of operation l221. In 1986, Ferrani showed that 
both a surf ace channel model and a buried channel model gave accurate results 
in predicting the behavior of the BC-MOSFET in the triode regionl231. The 
most recent research . found was by Van Der Toi and Chamberlain as they 
• 
looked at the BC-MOSFET in terms of potential and electron distribution in 
19g9£241. 
• • 
Many of the papers touched on the topic of surface inversion and pinchoff . 
. 
But none of them gave more than a mere mention of surface potential pinning. 
It is the purpose of this · thesis to . first define the conditions necessary for 
• 
"pinning" and then derive an equation for the conduction under this c~ndition. 
:J·-, 
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2. Discussion 
2.1 Device Structure of the SC-MOSFEI' 
By its definition, a metal oxide semiconductor (MOSFET) uses a 
semiconductor substrate, usually silicon, on which an insulating oxide 'is grown 
and on top of that a conducting gate electrode, predominately polysilicon, is 
deposited. Two islands of implanted dopants in the substrate at either side of 
' 
' 
the polysilicon gate fonn the source and the drain of the transistor .. The region 
under the gate between the source and drain is called the channel. For a sc~ 
MOSFET, the channel doping is the same type as the substrate. For now, the 
discussion will center on an intrinsic transistor. That is an· unimplanted gate 
· transistor that has the same doping as the substrate. 
An n-type intrinsic SC-MOSFET is illustrated in Figure 1. The channel 
length (L) and channel width (W) are defined in the figure as well as the 
• 
orientation of the x and y axis for this discussion. 
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Fig. 1. Cross section of the SC-MOSFET 
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2.2 Operation. of a SC-MOSFEI' '.s_i_ 
Without going into · the derivations, the simplified eqtia_tions for the 
--
operation of the SC-MOSFET are presented. -These equations hold true for a 
long chanr1el device as defined by Sze in Figure 2£251 where the lateral electric 
-, 
field due to the drain bias is small relative to the electric field due to the gate 
, ' 
voltage. For this figure, 'i is ~e, channel junction depth, d is th~ oxide 
thickness in Angstroms, and (Ws + Wn) is the sum ·of the source and drain / 
! 
depletion widths )n a one-dimensional abrupt junction formulation. In other 
~~/ 
. 
words, the· assumptions made for the following so~ution depend upon a one-
dimensional potential distribution while a- s~ort channel length as defined in 
Figure 2,requires a more complex two-dimensional analysis. 
When a voltage is applied to the gate tenninal of the SC-MOSFET that is 
higher than a particular defined voltage known as the threshold voltage, a 
• 
conducting ·channel fonns at the surface and the device turns "on". This allows 
conduction between the source and drain of the device under a given.drai~ bias. 
Figures 3 and 4 show actual plots of Ids versus Vgs and Ids versus~_Vds for 
an n-channel intrinsic SC-MOSFET. The graph of Ivs versus VGs also includes 
the· plot of the .transconductance, gmG. This show the point of maximum slope 
, 
in the triode region used for measuring the threshoold voltage. / os versus Vas 
. 
. 
., . 
10 
,;,,,.,, 
p 
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. I; • #, i 
shows that When. the ,gate voltage is below the threshold voltage,. the transistor · ·,.j 
is indeed "off' and no ,eurrent flows in the channel. 
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2.3- IV Equations for a SC-MOSFEI 
The IV equation for an n-type SC-MOSFET are broken into three regions __ 
of operation: 
1. For cutoff, w~e: VGs - Vr < 0: 
Ios=O (1) 
,, 
r 
As was just mentioned in the previous section, this is the case where the 
voltage applied to the gate is not enough to inven the surface · and f onn an · · 
.; 
inversion channel. The path from drain to source thus includes two series 
diodes back-te back. This results in no current flow from drain to source. 
2. For the triode region, where Vcs - Vr > Vvs: 
. 1 
lvs = ~o[(Vcs - Vr)Vns - zVbs] (2) 
Figure 5a. shows what happens in the triode region. The drain voltage is 
small relative to the gate voltage, so that the gate voltage controls the electric 
field across the length· of the channel: A gate voltage greater than the threshold 
voltage causes a continuous inversion layer to extend from the source to the 
drain. The inversion layer will thus act like a resistor and as Equation (2) 
shows, current flow will be a function of Vns· · 
15 
\:,. __ 
\. 
,, 
I I, 
,, 
3. For the saturation region;·o <. Vas - Vr < VDs: 
1 A._ 2 Ios = 2PO(Vcs - Vr) . (3) 
Wlien the drain voltage is increased .to the point where it equals VGs - Vr, 
the depletion layer width will equal zero at y = L. This will cause pinch-off at 
the drain terminal. Figure 5b show the MOSFET at the onset of saturation. As 
the drain voltage is increased above this pinch off point, as in Figure 5c, the 
drain junction depletion width will incn;ase and the drain current will remain 
essentially· the same. The current remains the same because any electrons that 
travel from the\ source to L' will ~ injected into the drain depletion region. 
In the above equations, 
• 
where 
C Eof-Ox ·t1e . ox = T. = gate oxz capacitance 
ox 
£0 = permitivity of free space 
£-Ox = dielectric constant of Si02 
T ox = the gate oxide thickness · 
µ5 = the electron surface mobility 
(4) 
(5) 
and W and L are the the dimensions of channel width and channel length. 
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2.4 Threshold Voltage of the SC-MOSFEI' 
j iltS. 
As can be seen in the above equations, the threshold voltage is an impprtant 
physical parameter in MOS modeling. It is defined as· the gate voltage that 
causes the_ onset of inversion. __ Inversion is achieved when the surface potential 
reaches twice the Fenni potential. So the threshold voltage at zero subtrate bias 
• 1s: 
and 
Vro = VFB + <f>s + ~ (6) 
-~· 
and the threshold voltage with an applied substrate bias is 
where 
• 
KT NsuB 
<Ps = 2<f>t = 2 In -q ni 
~2qKsEoNsuB 
KBE = ------· ---
Cox 
V FB = the jlatband voltage 
Nsus = the substrate doping 
ni = intrinsic doping 
.(8) 
(9) 
· Ks = dielectric constant of silicon 
18 
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The flatband voltage included in this equation is due to the presence of surface, 
states and the work function differenee between the substrate and the gate. 
,. K BE is referred to as the body effect coefficient. 
Unfortunately, the onset of inversion in not abrupt in actual devices. For 
this reason, there are· many ways to measure the threshold voltage. In this 
. 
work, it was shown in Figure 3 to be measured in the triode region·' as the x-
intercept at the point of maximum slope. 
19 
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2.5 The Effect of Gate Implants 
\ 
· Through the use of an ion-implant of the same type as the substrate, the 
doping at the surf ace \of the channel can be alte~ resulting in a positive shift 
-in threshold voltage. Figure 6 shows the doping profile of .an implanted region. 
During thermal ann~aling, the original implant will be redistributed~ ~thin the 
··) 
semiconductor as shown. 
This can be approximated by a step _function with depth, Xm. The surface 
doping Ns is given by· 
00 
(Ns - Ns)Xm = f [NA(x) - Ns] dx = D1 
0 
(10) 
For the limiting case of an infinitely thin sheet of charge localized at the 
Si0 2-Si interface, the charge is equivalent to a reduction in the· fixed oxide 
charge and therefore · the flatband voltage by an amount qD 1. This would mean 
. . 
a threshold shift equal to 
(11) 
;· 
With today's processe~ including high temperature furnace operations, an 
. ' 
infinitely thin gate implant is not ... the most accurate model. Some papers on the 
. 
non-uniformly doped SC-MOSFET are included in the Referencesl261 l271 l281. 
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2.6 BC-MOSFEI Structure 
... 
While the SC-MOSFET had a· channel with the same doping type as the 
",,'-s·,, 
substrate, the BC-MOSFET is realized by implanting a surface layer of 
impurites into a substrate of opposite doping. Figure 7a. illustlates the n-type 
BC-MOSFET. From Reference [16], the channel region is assumed uniformly 
r, 
-
- doped with ND donors and the substrate is assumed uniformly doped with NA 
acceptors. The channel depth is increasing in the x direction with x = 0 at the 
oxide-semiconductor interface. The idealized doping density is shown in 
Figure 7b. with the device is subdivided into ~e following regions: 
1.) gate region (poly): 
2.) oxide region: 
3.) implanted channel region: 
4.) substrate region: 
X <-Xox 
-Xox <x < 0 
X >X· J 
Q 
A metallurgical junction exists at the abrupt interface. between the channel 
and the substrate at a distance xi from the. oxide-semi~onductor interface. A 
built-in junction is formed across this junction equal to 
. 
• 22 
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. . NN · 
cl>B = kT In( .A 2D ) q n· . 
' ' 
(12) 
s!,, 
The gate oxide thic~ess is Tox· 
As mentioned, the complexity of analysis of the BC-MOSFET is due to its 
numerous mcxles of operation depending upon both . bias conditions and ~e 
physicai dimensions.- Some success has been achieved in modeling the buried · ,~-
.. 
channel device as a swface channel device over a limited range off gate 
vol~ges. These models assume that the gate implant is an infinitely ,thin sheet 
at the swface of the channel. Similar to the discussion on gate-implanted SC-
MOSFETs, · this would lead to a threshold voltage shift from the intrinsic · __ device 
approximately equal to: 
(13) 
• 
The minus sign is due to the implant being the opposite doping type from 
• 
the substrate. Figure 8 shows actual measurements of V GS versus / vs for three 
devices: an intrinsic SC-MOSFET~ a gate implanted enhancement SC- , 
MOSFET, and a gate implanted depletion BC-MOSFET fabricated on the same 
substrate. The actual. fabrication parameters·, will be .. discussed in the 
Experimental Procedure. 
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c. 
This plot shows the threshold voltage intercepts of .the SC pevices and the 
- -
pinchoff intercept of the BC device. The subtle different between the threshold 
voltage of_ a SC-MOSFET (VT) and the pinchoff voltage of a BC-¥0SFET 
(Vpo) should be mentioned. The VT of an SC-MOSFET is the. voltage where 
' 
the surface channel turns lfon" and. the pinchoff voltage of a BC-MOSFET is.-
'f' 
where the buried channel turns "off'. 
Figure 9a.· shows good correlation between actual and simulated results for 
a BC-MOSFET depletion load using a SPICE enhancement model. This is 
because for a load device, V GS always . equals zero. Figure 9b. show the 
difficulty with the same model when the gate voltage varies1291. 
26 
' 
lo.Oft • JJ. A 
200 
150 
100 
50 
00 
I OS• J£A 
·a o 
Vas• -2 V 
+ 
Vas•-5V 
vro , ·4.02 v 
I< P • 26.6 Ii A/ V z 
r , o,~6 V 112 
O • ~ • rT\~OJurernent1 
2 0 
vro • -4.02 v 
KP • 26.6 "'AN 2 
.., I 0.56 V 112 
v05 ~ ~ mv 
40 
O + 0 • meo,urernent~ 
6 0 • • 
4 0 
0 
20 aa 
00 
00 
oco 
Vas 
Vout 
+ 
+ 
+ + C + + 
6 + + 6 6 
6 ~ ~ 
C'· 
60 80 100 , 20 VOi.it• V 
• 
- 500 400 300. 200 , 00 000 100 . 200 3 00 40() 5 00 ~S• V 
Fig. 9. 
' . 
SPICE enhancement model of a) the depletion load, and 
b) the depletion transfer characteristics 
27 
•I, 
2.7 Current Equation fora BC-MOSFET · 
Assuming a uniform doping density, the current transport equation across 
the channel in they direction is d~fined as: 
Ios = WµQcH<Y)(dV!dy) (14) 
where 
w = width of the device 
\p . 
µ = mobility of the carriers 
QcH<Y) = charge in the elemental section of the channel 
.n 
Reference [16] showed that for a BC-MOSFET the mobility as well as the 
channel doping density is . relatively constant across the depth of the channel. 
The boundary conditions for this current equation will be presented for the 
different. modes of operation of the BC-MOSFET before the topic of "pinning" 
is discussed. This will be done in order of decreasing gate voltage . 
• 
A' 
... , l.v 
·, 
' 
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2 .8 · Accumulation· at the Surf ace of the BC-MOSF EI' 
When VGs - VFB > Vos + <PB, electrons accumulate across the channel near 
. 
. 
the surface of the semiconductor and the BC-MOSFET is said to operate in the 
surface channel ~ode. As the gate voltage increases, more and more of the 
channel conduction will occur near the surface. Unfortunately, this mode of 
. 
operation fails to exploit the advantage of the buried channel's lower mobility 
' 
relative to t~e surface mobility. The surface mobility is higher than the bulk 
.mobility due to surface scattering effects at the surface. Wordeman talked 
aQout the lower surface mobility ·playing a more important role as the gate 
voltage is increased. · 
"As · the gate bias increases well above threshold, surface-channel 
conduction dominates as in the EMO (enhancement mode device) and 
buried channel conductance no longer changes with gate voltage due to 
the shielding effect of the surface channel ... thus the .actual Ids versus V gs 
characteristic does not fonn a straight line above threshold, (Vp~), and 
transconducJ3.nce will actually decrease with increasing gate drive"[ 01. 
In order to solve for the current, the charge in the surface region would 
have to ·be evaluated seperately from the charge in the undepleted buried region 
because of the two different mobilities: 
Qs for O < x < Xm . 
and 
• 
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<,.; QMA for Xm < X < Xg 
' ·t;?r 
as seen in Figure 10 where Qs is the surface c-harge, a,n~ QM). is the .charge 
.. ' 
• 
due to the mobile electrons in the undepleted part of the channel under an 
( 
accumulation region. Xm is the edge of the surface depletion region and Xg is 
the ~-side edge of the·· bulk space charge region. 
The following equation would thus need to be evalulated tQ. determine the \ ' 
• 
curient in the device: 
(15) 
• 
. , 
jl 
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2.9 Surface A.ccumulation/Deplenon 
· .. When V GS is decreased such that V (y) + cf>B > V GS - V FB for some point y 
t 
tr 
along the channel, a p·artial depletion region ·exists beneath the gate. From the 
!1 J 
drain back to y, the depletion region extends over the channel and conduction/ 
· in this region ·will be entirely in the buried channel. For y back to the source, 
the device would be in accumulation~ So the - current equation would be 
evaluated for two seperate regions: 
V(y) 
los = ~ f [µs( - Qs) + µB(.- QMA)] dVy 
0 
VDs w . . 
+ f µB( - QMo) DVy (16) 
L V(y). 
where the first term is the same as for accumulation and the second term is 
evaluated for the mobile charge, QMD, under the depleted surface . 
• 
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2 .10 Surf ace. Depletion 
As V GS is decreased further, the surface depletion region will extend across 
the entire surface and conduction will occur entirely in the buried channel. 
This leads to the condition shown in Figure 11. The current equatio . for this 
;v>, \ I 
. 
. 
condition will depend only on the cenduc~on in the layer between the urface 
depletion layer edge, Xm, and the upper edge of the bulk depletion region, Xg. 
The charge in this region will be the same a.s :QMo mentioned above. 
VDs · 
IDs= ~ J µB( - QMD) dVy (17) 
0 . 
. 
A reasonable assumption determined in Ref [16] is that the BC-MOSFET 
will have a .constant mobility and constant doping density in the channel region 
' 
which leads to the fallowing equation: 
·yDS 
. w - J IDs = q L "fi.BND [Xg(VsB, Vy) - Xm(Vcs, Vy)] dVy 
0 
(18) 
where the height of the channel is 
· . · White et.al. Ref [ 161, integrated this formula to detennine / os: 
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· . . . A.V t,s , . . . . .. 
los = l3oA.[ 2 . - g (VGs, Vos, Vp) - yg'(Vss, Vos,ct>B)] · (20) 
where 
. a 3 3 
. 2 - . -
g (VGs, Vos,Vp) = 3[(VGs + Vos + Vp) 2 - (VGs + Vp)] 2 (21) 
.. 
and . 
3 · 3 
g'(VsB,Vos,<l>B> = j°HVsB + Vos + <1>B)2 - (VsB + 4>B)12 · (22) 
and the parameters are defined as 
' 
• 
'12qKs£oNv 
A,= .. 
ceff 
Y= - -
NA +No 
-W l3o = µB L Ceff 
KoEo 
Ko 
Tox + Ks Xj 
-
(23) 
(24) 
(25) 
(26) 
- qKsEoNv 
Vp = 2. - VFB (27) 2Cox 
,. 
A benefit of this derivation is that accurate values for all of the p~meters 
can be obtained through three measurements: gMG-2 versus VGs, gMB-2 versus 
'• •' 
·' 
--
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.Vas,andgoo- versus VGs· 
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Vp as defined here is not the same value as the buried channel device's 
c;._ ... · pinchoff voltage (Vp0 ). For this derivation, A equals the body effect coefficjent, · 
KsE, for the SC-MOSf,ET if Ceff is substituted for Cox. 
" 
..• 
, 
J 
... 
• 
35 
I 
. . '~ ~/ 
.r 
, ' L 
' , I 
0, 
ii 
,-
, 
• 
Ug 
Us 
0£P\_E.T ION 
~eG 10 N 
(,1~ 
Ud 
( 
n+ ....................................... n+ + + + 
- ·- -
• • • • 
- ,· ...... 
- ' I 
-·- - ' 
- ~ ~ - - - - -..... 
•••••••••••••••••••••• 
p 
• 
-- --P--~---:-----
• I , 
Xn, 
Fig. 11. 
+++++++ 
·- -
.. ~ - ·- - ·-• .. • • • • 
·····-·-· -
' • 
-
• 
-
-
- - -
' - - -,, - - -
•••••••••• 
- - - -
- - - -
••••••••••••• 
-
BC-MOSFET in -surface depletion 
36 
~-·_,_:_ ____ . ___ ~ --- ----------- ------
' 
• 
... 
. I 
J 
\ ' . 
'• 
', \ 
2.11 Surface Inversion 
•·. 
As the gate voltage is decreased further below depletion, the BC-MOSFET 
will reach a point where the surface potential at. the. ~oxide-semiconductor 
. . 
becomes negative enough to attract a significant number of holes to ·the surfac~ . 
. 
In a practical device, these holes originate from the p + Boron channel ~top 
under the field oxiqe. If the gate voltage becomes negative enough,: the density 
of holes at the surface will exceed the doping density of. the implanted gate 
region and· the surface will become inverted. 
Once the surface inversion becomes strong, ~he surface potential will_ not 
. 
. 
change appreciably with further decrease in gate voltage. . A consequence of 
this is that the surface depletion region will remain constant at a maximum 
· value: 
• 
• 
1 2£s -
Xm = XmMAX = ( - (V(y) + VsB + <PB)) 2 
qNo 
(28) 
Figure 12 shows the cross~section of the device under inversion. The 
device can be differentiated by four distinct .regions under the gate oxide. The 
~ definitions for those regions are as follows: 
1.) surface depletion region shieded by the inversion layer of holes at the. 
surface: .. 
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2.) neutral channel region: 
XmMAK < X < Xg 
3.) n side space charge region: 
Xg < X <Xj 
4.) p side space charge region: 
5.) bulk region: 
where the space charge boundaries are defined by: 
-
1 
2Es No 2 
·xd=( - ( __ - )(V(y)+VsB+c1>B)) +Xj 
qNA NA +No 
(30) 
When V GS is below the inversion threshold, the width of ·the surface 
depletion region will remain constant with further decreases . in gate voltage. 
Equations 29 and 30 show that the substrate -bias and the drain voltage will 
control the width of the bulk spate charge region. Depending on the biases 
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applied. to the drain and the substrate, as Wen as the fllllction depth and doping 
of the channel, there are two distinct possibilities when the gate voltage is this 
low enough to cause surface inversion: pinchoff or pinning. ·· 
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2.12 Pinchoff or Pinning 
The condition · of pinchoff or pinning will thus be determined by one 
equation: 
If Xg - XmMAX < 0, the device will pinchoff, and if Xg -- XmMAX > 0, the 
device will be pinned. 
Thus, pinning occurs when the height of the channel is greater than zero: 
where 
. 1 
2£s -
Xe= Xj -.( _ (y+ 1) (V(y) + VsB + <PB)) 2 . (31) 
qNo 
. where 'Y 'was defined in Equation 24:-· 
• 
. 
. 
Evaluating Equation 31 is an easy way to detennine whether or not a BC-
MQSFET will pin given its doping density and junction depth. If the device 
does pin, using Equation 31 is also an easy way to determine the necessary 
substrate bias to shut the device off. 
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2.13 Pi~hoff at Inversion 
. . 
The more common ·occurance in BC-MOS processing is that under the 
1) 
conditions· of invers'ion, the width of the surface depletion region will overlap 
'·· 
'· 
. the n-sid~ of the bulk space charge region and 11Jte device will pinchoff. 
In this mode of operation, Hendrickson found that the subpinchoff current 
in a BC-MOSFET obeys an equation simil~ to that for subthreshold,_voltage 
/' 
r 
conduction in SC-MOSFET's .where lvs is approximately equal to zerol311. 
'~.-: . 
. I. 
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2.14 Surfa:ce Potential Pinning at Inversion 
Under inversion, pinchoff is typically· the desired condition because· the 
devjce :turns "off', and current fto~· is negligible. By~· avoiding the simultaneous 
• ·o , ( , 
' . \ . . 
use of a high dose and high energy gate llllplant, p'inchoff will normally . be 
,. 
achieved. But because of addition high temperature furnace operations, the 
• junction depth can increase to the point ~here pinning can occur. In the 
pinned mode, current flow can be appreciable under a low substrate bias . 
• 
Under the condition of pinning, the current flow can be determined by 
integrating Equation 18 using the definition of XmMAX' the maximum surface 
depletion height from Equation 28 and the definition of Xg, the height of the n-
side bulk space charge region from Equation 29. 
This integration results in the fallowing equation, Equation (32), for the . 
BC-MOSFET in the pinned condition: 
1 3 
W - 2 2£s - 2 
los = q( )µsNo[xjVvs - -3 (1 + y)( - ) 2 [(Vos+ VsB + <l>s) L qN0 
3 
-2 
- (Vss + <l>s) ]] (32) 
The first obvious thing about this equation is that, as mentioned before, the 
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gate voltage, VGs, has no.effect on the drain current when the· BC-MOSFEI' is 
0 
~ pinned state: 
6/os 
gmG =. = 0 
. OVGs 
(33) 
Under the condition of pinning, the width of the conduction region in the 
channel anq therefore the current is controlled by the substrate bias ~here in 
the depletion mode, the current was controlled by both the gate voltage and the 
substrate bias. In bQth cases, the drain voltage, Vvs, continues to have a 
0 
dominant effect at high voltages. 
Equation 32 for the c.ase of pinning will be evaluated for actual devices in 
the Experimental Results. 
,, 
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3. EXPERIMENI' AL RESULTS 
3.1 Fabrication 
. 
~ 
For thi~ investigation, devices ·· we1e fabricated using an industty standard 
' 
NMOS p~ss. The substrate used was bulk p-type silicon, doped with Bqron 
2 E 15 . cm-3 • The four inch wafers were processed using a self-aligned 
polysilicon gate structure. The gate oxide thickness, T ox, was 700 Angstroms. 
Fi~ 13 lists the significant processing steps and parameters. 
The design rules for this process call for three transistors to be fabricated. 
An intrinsic (INT) transistor is fabricated · with the bulk substrate determining 
its threshold voltage. At a backgate bias of -2.5 volts, the threshold voltage is 
specified at 0. 7 5 volts. · An enhancement (ENH) transistor is fabricated. with a 
boron gate region implant of 50kEV, 2.75 E 11 cm-2• ,\Its. ,threshold voltage is 
. 
. 
. 
specified as ·1.50 volts. The third transistor is a depletion (DEP) transistor with 
• 
. 
an arsenic gate implant· of 170kEV, 1.29 E 11 cm-2 . Its threshold, ·at a 
backgate bias of -2.5 volts, is -2.30 volts. 
• 
For each transistor type, (INT, ENH, and DEP), there was a triplet of 
. 
. 
transistors available on each test site for dete1111~g parametric results. Each 
triplet consisted of a-large square transistor of size· 40 um. by 40 um. (width .by 
length), a short and wide transistor of size 40 um .. by 4 um. and a long and 
,· 
'p 
45 
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\ ' 
narrow transistor of size 4 um. by 40 um.. · To elimi~~ short channel effects, 
J • ,• '·. ~ 
!) \, -
(} all measurements w~,e done on the large square transistors. 
In order to study the the BC-M0SFE1' under-diffe1ent conditions of swface 
. 
' 
state'L.pinning, one processing parameter .. was varied from nominal· processing. 
~ 
An additional furnace operation was added after the source/drain- implant. -This 
furnace operation was done at a temperature of 1100· C. The time in the 
(' 
furnace was· varied between 0, 20, and 40 minutes. This variation in times 
allowed the depth of the channel implant to vary. The actual results will be 
reviewed in the Experimental Results . 
• 
• 
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NMO$ ~RQCESS SEQUENCE 
' ' . -
. 
Starting wafers < 100>' Si, 2E15 cm-3, Boron doped 
~ Initial Oxidation 
Pattern Thin-Ox Region 
Implant Isolation Dose 
Grow Field Ox 
200KEN, 1.5E13 Boron 
15000A, 1000 C. 
Patt-ern Depletion Implant Region 
Implant Arsenic 170KEV, 1.29E12 Arsenic / 
Grow Sacrificial Oxide 900A, 1000 C 
Grow Gate Oxide 700A, 1000 C 
Pattern Poly-to-Thin Ox Windows 
Etch Windows 
Pattern High Enhancement Region 
Implant Boron 
Deposit Polysilicon 
SOKEV, 2. 75E 11 Boron 
7000A 
Phosphorus Diffuse Poly 
, . ' ,, 
Pattern Polysilicon Runners 
Etch Polysilicon Runners 
Source/Drain Implant*** 
Anneal and Oxidation 
Deposit lnterlay~lelectric 
Source/Drain Drive-In*** 
Pattern and Etch Contact Windows 
sputter Aluminum 
. 
Pattern and Etch Aluminum 
Deposit Passivation Layer 
Pattern and Etch Contact Pads 
Wafer Test 
950C 
• 
P-GLASS 17500A 
*** STEPS WHERE SPLIT EXPERIMENTS WER'E PERFORMED 
I; . • . ' ' ·, 
Fig. 13. NMOS process sequence 
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3 2 Process Simulations 
. 
BICEPS,_ (Bell .Integrated Circuit Engineering· Process Simulator) is a 
, .. 
computer program_ which calculates · the doping profiles· of semiconductors in · 
either one or two spatial dimensions. 
,;? -. 
,_ 
"BICEPS solves _ the concentration-dependent coupled nonlinear 
-Y.· . 
diffusion equationslt with one equation for each impurity present A 
vacany diffusion model that talces into account the individual diffusivi~es · 
due to various vacancies is employed. Electric field enhanc1nerit is 
automatically included by ·the inclusion of. electric field flux (drift) tenn in 
. . ' 
the continuity equation. Clustering of impurities at high concentrations is 
included for driv~-ins under oxidizing conditions." 
Simulations of the process used in this thesis we1e run using 
. ! 
BICEPS and some of the outputs are used in· the discussion as a 
comparison to the experimental results. 
. . 
I\:' 
. 
Figµre 14 shows one example of the BICEPS resul~ for for the 
DEP BC-MOSFET's after the forty minute drive-in. From this plot 
' 
for all three cases, the average channel doping was calculated using 
Simpson's Rule for integration. As expected, as _the drive-in time is 
increased, the juntion depth increases and the gate doping density is 
r--
. . 
redistributed. . Figure 15 lists . the results for the average_ doping 
densities, an~ the junction depths for the three drive-in c~s. 
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Fig. 14., · BICEPS outp.ut for the DEP tr~nsistor, 40 minute.drive-in · · 
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BIQEPS SIMULATION RESULTS 
Nd (cm-3) 
. Na ( cm-3) 
© 
., 
Xj ( um.) 
l 
,.:.~ 
. 
, ' 
,' 
. . SOURCE/DRAIN DRIVE-IN TIME 
1100C 
. 
,, 
0 MINS. 20 MINS. · 40 MINS. 
-~ 
4.00E+16 3.14E+16 2.43E+16 
. 
2.00E+15 2.00E+15 2.00E+15 
' 
0.317 0.386 0.442 
Fig. 15. BICEPS simulation results 
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3 .3 Results from rhe Triode Region Analysis, 
v 
/) ' 
By measuring the transconductances in the triode region as was 
~ ' 
mentioned in the ·discussion; and in Reference [16], the- physical 
/ 
parameters can be derived from the actual measurements. Figure 16 
lists the results for the these derived parameters. They will be 
. 
--\ ' . 
considered the effective parameters because they were from · the 
actual device measurements. 
-, 
.... 
• 
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' 
MEASURED PARAMETER RESULTS . 
· SOURCE/DRAIN DRIVE-IN TIME 
1100C 
0 MINS. 20 MINS. 40 MINS . 
-Nd (cm-J) 2.3SE+16 2.32E+16 2.28E+16 
' 
-
Na ( cm-3) 1.98E+15 1.98E+15 2.00E+15 
Xj ( cm.) 0.255 0.283 0.301 
• 
;\ 
,,, 
t 
. ·0 
j 
~, Fig. 16. Measured parameter results 
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3.4 1-V Results under the Condition of Pinning J 
The following graphs were generated from actual measurements 
• 
of the DEP large· square transistors . 
. -
' 
Figure 17 is a plot of V GS versus Ins measured at the inversion-
' 
depletion elbow of operation. This particular device saw a 40 minute 
extended 'drive-in. The graph shows the device operating as a pinned · 
device for any substrate bias greater than -0.3 volts. When the 
substrate bias is decreased below -0.3 volts, the device pinches off. 
From the discussion -on the buried channel operation, the c.onclusion 
that can be reached is that the height of the conducting channel, Xe, 
is less than .zero when this device is operating at a substrate bias of 
less than -0.3 volts. 
Figure 18 shows the drain current measured for the same device 
as a function of the substrate bias. The blackened dots represent the 
predicted results from Equation 32. As the current equation 
predicted, the voltage applied to the substrate controls the dr~n 
current in the pinned region in the same way as the gate voltage 
,• 
c~ntrols the· drain· current in the depletion region. The difference is 
that the magnitude of the_ current. in the pinned re~on is much le_ss 
. . . . 
5.3 
• 
• - -- __ • __ , ·-·"- ",=., • .": .. • : -- • -- -~-~
-_:_- - • 
. ', .-.·.'-,\~{ ,. 
,, 
' . 
' \ 
. ' 
·- ····- ···- - - ·- ,,. 
:;.-,•·, 
'O . 
than the magnitude of the current in the depletion region. 
~· 
The third graph on the experimental results. is shown in Figure 
19. This js a graph of VDs versus IDs when the substrate voltage is 
,, 
varied from O volts'· lo -0.04 volts. The blackened circles are the . 
. . 
.--
expected results when Vss is equal to zero. In this· plot, the current " 
is seen to decrease as a function of decreasing substrate voltage. If 
the su~strate were lowered to -0.3 volts ·as detennined from Figure 
17, the current would decrease to zero. 
From this plot, it ·can also be seen that increasing the drain. 
voltage will saturate the cUITent in the same way as the buried 
channel device iri the surf ace accumulation/depletion mode. Figure 
20 is a blow up · of Figure 19 intending to show the linear 
relationship between the ·drain . voltage and current · in the pinned . 
• 
region. Again, the blackened circles are included to show the 
' 
expected resqlts and the the diffence between the lines can be 
attributed to. processing variability. It should be pointed out that 
similar results were .. seen for both of the other cases of this 
· experiment as the drain and substrate voltages were yaried. 
,j 
,t 
The final graph \shows t~e inter~ction of the µtree_ cells of this 
.. 
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experiment -- Figure 21 is· a graph of all three -transistors for varying • 
,J \ 
""""' 
substrate voltages. This shows that as the junction depth is 
. 
/ 
increased, the height of the conduction chatinel will inae'8C resulting 
in increased current for the same given substrate voltage. The other 
' 
thing that this graph shows is that the deeper the junction, the more 
voltage required to turn the device off . 
• 
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" 
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Fig. 17. Vgs versus Ids for the BC-~fOSFET. 40 minute drive-in 
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4. CONCLUSIONS 
I 
. ' J. ' 
This thesis has attempted to bring into view an often overlooked 
conduction region of the BC-MOSFET. While· the regions of· 
' 
. 
accumulation, depletion, inversion and pinchoff are often discussed, 
the pinning region is not. By fabricating actual"" devices and . 
• 
presenting t~eir results, pinning is shown to be a real region of 
operation that can be modeled in a equation similar to the equation 
for the depletion mode of operation. With different boundary 
conditions, and assuming ~ con~tant maximum surface depletion 
region, a current equation is presented. 
Using the parameters derived .from measurements in the depletion 
region, the actual and expected results were compared. The cliff ences 
in the results is suspected to be due to the processing variations 
• 
within the experiment and the noisy test environment. 
A suggestion for future work· would be to use the current 
equation developed here and compare it to simulated device results 
·-
where the processing variations. and moisy test environment could be 
']f 
,P,.i, 1 . 
taken out of the results. Boundary conditions of operation could be 
developed from the equation ·for the height of the channel. Another 
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possible area for future research would be ~vestigating. small channel 
devices in the pinned operating region. 
_,./..>--....__,_,:-;,;!, 
. " 
'• 
62 
'-' 
' 
. . 
Cl I 
( . 1 
__ ,,_ __________ " ·····-·-----·····-. -------------- ---------- .---------· --------··· ___ :'·· -·-----·--·.-· .. -·- -----'------
- - -- - - __ , __ ----- ------ ······- . --···---~- -------··--- ._. -, ... -----·--· --'-----'---- . - - -- - -- ____ . ____ -~ ···-----'-'---· - . =- ,-- __ ,  _-: ___ ·- _- ... _--- ~~--- -- --- -- -·- --·~--
' 
. ··"' _..,. ... 
l, 
REFERENCES 
1. J. MacDougall, K. Manchester, and R.B. Palmer, "Ion Implantation Offers a Bagful._. 
of Benefits for MOS," Electronics, pg. 86, lune 22 1970. 
. . \ -
2. T. Masuhara, M. Nagata, and N. Hashimoto, .. "A High-Perfonnance n-Channel 
MOSJ) LSI Using Depletion-Type Load Elements," IEEE Journal of Solid State 
. ·-~ 
Circuits, . vol. SC-7, pp. 224-231, June 1972 . 
• 
3. L. Forbes, . ~'n-Channel Ion-Implanted Enhancement/Depletion FET Circuit and 
Fabric~rion· Technology," IEEE Journal of Solid State Circuits, vol. SC-8, pp. 
226-230, June 1973. 
4. P.R. Gray, D.A. Hodges, and R.W. Brodersen, Editors, Analog MOS Integrated 
Circuits, New York, IEEE Press, 1980. 
• • 
5. P. Tsividis, D. Frazer, and J.E. Dziak, "A Process-Insensitive High Perfonnance 
NMOS. Operational Amplifier," IEEE Journal' of Solid State Circuits, vol. SC-15, 
pp. 921-928, Dec. 1980. I r 
. 6. H. Pao, and C. Sah, "Effects of Diffusion Current on Characteristics of Metal-
Oxide (lnsulator)-Semiconductor Transistors," Solid State Electronics, vol. 2, pp. 
927-937, 1966. 
63 
-· .. "_ . 
• 
' -
j,. 
' 
' 
. .. . 
- - - - ---- ------ --- . ,,,_,_______ --- ------- _, - - --- - -- ~~ - -- " - ~ ~ ' . -- ,-··.,_- __ .--.-· •. ·--. --·~--:----·---,---'.-~.--.=',,=·~--,..~,.:.. .. -_;:·_ • 
. . 
.. 
. . . 
) 
I 
• O• 
7. J.R. Brews, "A Charge Sheet Model for the MOSFET," Solid State Electronics, vol 
. . -& 
.. 21, pp. 345-355, 1978. 
' 
8. F. Van De Wiele, "A Long ·channel ~OSFET Model," Solid State Electronics, vol 
• s 
22~ 'pp. 991-997, 1979. 
" 
9. S.R. Hof~tein, and F.P. Heiman, "The Silicon Insulated-Gate Field-Effect 
Transistor," Proceedings of the IEEE, vol. 51, pp. 1190-1202, Sept. 1963~ · 
• 
·~ 
10. S.R. Hofstein, "An Analysis of Deep Depletion Thin-Film MOS Transistors," IEEE 
Trans. on Electron Devices, vol. ED-13, pp. 846-855, Dec. 1966. 
· 11. J.R. Edwards, and G. Marr "Depletion-Mode IGFET Made by Deep Ion 
Irnplantion," IEEE Trans. on Electron Devices, vol. ED-20, pp. 283-289, March 
1973. 
. ' 
12. J.S.T. Huang, "Characteristics of a Depletion-Type IGFET," IEEE Trans. on 
Electron Devices (Co1·1esp.), vol. ED-20, pp. 513-514, May 1973. 
J,; --
. 13. J.S.T. Huang, and G.W. Taylor, "Modeling of an Ion-Implanted Silicon-Gate 
Depletion-Mode IGFET," IEEE Trans. on Electron Devices, vol. ED-22, pp. 995-
1001, Nov. 1975. 
• ' ' ' • ' • ~ ; )• ' ,,. - • ' ' ' • ' • " - • j 64 
•· 
I 
_, 
.. ····- -- ..... -·· - ------ .... - ·-· .. ,. -·· •' -
--·-1·----. - .... --
. I . _('_ ; .. - - ~- . ·- -
. ' _.......;__;___ :: .. ,. -- -- - . . •• s "··· • __ ; .... ~ ~-' • ·--·~L .: 
! 
~-·- -
. ' 
~'7'"' ----~~ --~---- -
r 
:/ 
'' 
) 
i .{,"-·•· 
14. R. ·Haken, "Analysis of the 'Deep· Depletion MOSFET and· the Use of the D.C. 
Characteristics for Determining Bulk-CharineI,·Charge-Coupled Device·Parameters,'' .~· 
' 
Solid State Electronics, vol. 21, pp. 753-761', May 1978 . 
. . 
is. Y.A. El-Mansy, "Analysis and Characterization of the Depletion-Mode IGFET," 
\~,EBE Journal of Solid State Circuits, vol SC-15, pp. 331-340, June 1980. 
'1· .. . 
'\ 
~ . 
16. M. White,. F. Van De Wiele, and J. Lambot, "High A~curacy MOS ~odels for 
! 
Computer-Aided Design" IEEE Trans.- on Electron Devices, vol. ED-27, pp. 899-
906, May 1980. 
17. H. Lee, and G. Fuller, "Optimization of Depletion-Mode MOSFET's," IEDM Tech. 
Digest, pp. 207-210 Dec. 1981. 
18. T. Yamaguchi, and S. ,Morimoto,· '!Analytical .Model and Characterization of 
. 
q 
Small-Geometty Buried-Channel Depletion MOSFE'l''s," IEEE Journal of Solid 
State Circuits, yol. SC-18, pp. 784-793, Dec. 1983 . 
• 
19. D.A. Antoniadis, "Calculation of Threshold Voltage in Nonuniformly Doped 
MOSFET's,'' IEEE Trans. on Electron Devices, vol. ED-31, pp .. 303-307, March I 
1984. 
20. A. Bhattacharyya, P. Ratnam, D. Nagchoudhuri, and S. Rustiga, "On-Line 
Extraction of Model Parameters of a., Long Buried-Channel MOSFET," IEEE 
Trans. on Electron Devices, vol. ED-32, pp. 545~550, March 1985 . 
. / 
65 
, . 
. \ ,, 
- • -- -:,;-c-,·----·· -- - --- ---- ··- - -- -- ------
, 
..... 
-,-----
\. 
·, 
. \ 
r 
.. 
,. 
) 
• 
21. Z. Yu, and X. Zhao, "A Semi-Analytical Approach to tile Evaluation of Threshold 
• ,r"·~/···' 
/ 
. .. 
Voltage in Depletion MOS's with Nonunifonnly Doped Substrates," IEEE Trans. 
on Electron Devices, vol. ED.-35, pp. 993-998, J-uly 1988 . 
. .I 
< • 
22. C. Turchetti, and G. Masetti, "A~alysis of the Depletion-Mode MOS~T Including· 
• 
Diffusion and Drift Currents," IEEE Trans. on Electron Devices, vol. ED-32, pp. 
773--782, April 1985. 
,· 
23. P.L. Ferrani "An Evaluation of Two Circuit-Level· Mosfet Models as Applied· to 
Depletion-Mode Buried-Channel Devices Based on Physical Device Simulation," 
~SEE Thesis, Lehigh University, May 1986. 
~ . 
·24. M.J. Van Der Toi, and S.G. Chamberlain, "Potential and Electron Distribution 
Model for the Buried-Channel MOSFE'I'," IEEE Trans. on Electron Devices, vol. 
36, pp. 670-6~9, April 1989. 
25. S.M. Sze, Physics of Semiconductor Devices, Second Edition, John Wiley & Sons, 
N~w ,York, pg. 431-510, 1981. 
26. R.R. Troutman, "!cm-Implanted Threshold Tailoring for .Insulated _Gate Field'-Effect 
Transistors," IEEE Trans. on Electron Devices, vol. ED::24, pp. 182-192, March 
. 
1977. , 
66 
' . 
.:1 
·1; 
~'\-· .. . ·'i,. ·-
. 
\ r , 
.. n 
.• 
C 
• 
• 
\. 
''·~ 
' \ 
• 
,, 
. ! .fl,· 
,, .,, ; 
' ;· 
(• 
. •. 
, . 
_, 
27. J.R. Brews,· "Threshold Shifts, Due to Nonunifoim Doping Profiles in Swface 
-
. " . 
. .. •' 
,· 
Channel MOSFET's," IEEE. Trans. on Electron Devices, vol. ED-26, pp. 1696-
1710,· November 1979. 
-~ ---'tl.----~--
28. G.T. Wright, "Physical and CAD Models for the Implanted-Channel VLSI 
MOSFET," IEEE Trans. on Electron ~vices, vol. ED-34, pp. 823-833, April 
1987. 
• 
29. P. Antognetti, and G. Massobrio, Semiconductor Device Modeling with SPICE, 
McGraw-Hill Co., New York, pp. 203-204, 1988. 
30. M.R. Wordeman, and R.tJ. Dennard, "Threshold Voltage Characteristics . of 
Depletion-Mode MOSFET's," IEEE Trans. on Electron Devices, vol. ED-28, pp . 
1025-1030, Sept 1981. 
31. T.E. Hendrickson, "A Simplified Model for Subpinchoff Conduction in Depletion-
11 -· 'L- . 
Mode IGFET'~." IEEE Trans. on Electron Devices, vol. ED-25, pp. 435-441, April 
1978. · 
. . . 
67 
' \, 
. ) . . ' . 
_,.-, J2: __ -·~ •• , .•. ,_ ,• ..•. - ,~-..:~'-------'-.'.. ... : ... :..c...::... •.. • 
I ' .. 
./ 
• 
' ,.• 
I 
,· 
\ 
., 
~ . 
' .· 
\ 
•• -···-·-- - i 
J 
· Biography , 
• I 
. I 
James J. Finnegan wa5b0I'n on March 5, 1963, in Philadelphia, Pa. 
L .: 
' 
• 
.• 
His pa_rents are Laurence·· ,.P. Finnegan,· Jr and Geraldine J. Finnegan. He 
is married to Lynne V. Finnegan. 
. 
In 1985, he received the bachelor of science degree in electrical 
engineering from Lehigh University,. Bethlehem, Pa. He was a member 
.of the Tau Beta Pi ·Engine.ering Honor Society and the Eta Kappa Nu 
·Electrical Engineering Honc,r Society.· 
He is employed ·by AT&T Microele<;tronics Co., in Allentown, Pa. 
His current responsiblities include product engineering for the DSP16A and 
the · DSP32C, AT &Ts h~gh line digital signal proc_essors~ 
) 
• 
'' 
68 
.•-s-· ..• __ ; '" ••. :.- __ _.,_ •- .·.·- -----'-·~.:_ ...• ·~v '•·-·- • • ' - • 
. ' 
